

Serial No. : 10/618,387  
Filed : July 12, 2003

IN THE DRAWINGS:

The applicant has submitted concurrently herewith a request for approval of drawing changes in which a "prior art" label is added to Figures 1 and 2A-2D to overcome the objection by the examiner and reference labels indicating registers of pipelines are added to Figures 14, 17-18, 22 and 25. The applicant has also submitted replacement sheets for the amended drawings.

Serial No. : 10/618,387  
Filed : July 12, 2003

REMARKS

In the office action, the examiner objected to the drawings on the ground that Figures 1 and 2A-2D lack a "Prior Art" label. Accordingly, the applicant has submitted concurrently herewith a request for approval of drawing changes in which a "prior art" label is added to Figures 1 and 2A-2D to overcome the objection by the examiner. In this opportunity, the applicant has amended the drawings to add reference labels indicating registers of pipelines to Figures 14, 17-18, 22 and 25. The applicant has also submitted replacement sheets for the amended drawings.

The examiner objected to the abstract of the disclosure because of the informalities pointed out in the office action. Accordingly, the applicant has amended the abstract to correct the informalities.

With respect to the comments by the examiner regarding the listing of the references in the specification, the applicant has submitted concurrently herewith an information disclosure statement with a PTO-1449 form listing the references therein.

The examiner objected to the specification because of the informalities. Accordingly, the applicant has amended the specification to correct the informalities. In this opportunity, the applicant has amended the specification to correct minor errors therein and more clearly describe the invention. This is to verify that no new matter has been introduced by this amendment.

Serial No. : 10/618,387  
Filed : July 12, 2003

The examiner objected to the claims under 37 C.F.R. 1,75(a) for failing to particularly point out and distinctly claim the subject matter of the invention. Accordingly, the applicant has amended the set of claims to more clearly specify the subject matter of the invention to overcome the objection.

In the Office Action, Examiner rejected Claims 1, 12 and 14 under 35 U.S.C. 102(e) as being anticipated by Turnquist et al. (U.S. Patent No. 6,532,561). The examiner stated that Claims 2-11, 13 and 15-19 are objected to but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Accordingly, the applicant has amended the set of claims to more clearly differentiate the present invention from the technologies disclosed by the cited Turnquist et al. reference. In the amendment, the applicant has added the limitations to Claims 1 and 12 which specifies the structure of each pipeline incorporated in the event pipeline and summing apparatus of the present invention. More specifically, in Claims 1 and 12, the limitation of "each pipeline is configured by a plurality of series connected registers" is added to clarify the difference from the technologies disclosed by the cited Turnquist et al. reference.

The technology disclosed by the cited Turnquist et al. reference is directed to automatic test equipment for testing semiconductor devices by supplying test pattern signals to a semiconductor device and evaluating resultant output signals of the

Serial No. : 10/618,387  
Filed : July 12, 2003

semiconductor device. The event based semiconductor test system produces events of various timings to be used as the test pattern signals and strobe signals to evaluate semiconductor devices. The cited Turnquist et al. reference shows the idea of producing the event by summing the timing data described in the event data stored in the event memory.

However, the cited Turnquist et al. reference does not show the pipelines incorporated in the event pipeline and summing apparatus of the present invention. As defined in Claims 1 and 12, the event pipeline and summing apparatus of the present invention includes (1) a plurality of pipelines arranged in parallel and shifts the event data at each timing of the clock, and (2) each pipeline is configured by a plurality of series connected registers. These features are supported by, for example, Figures 14, 17-18, 22 and 25 and the corresponding descriptions which disclose the plurality of pipelines that are aligned in parallel with one another. Figures 14, 17-18, 22 and 25 and the associated descriptions in the specification also show the specific structure of each of the pipelines where each pipeline is configured by a plurality of series connected registers.

The cited Turnquist et al. is completely silent about the use of pipeline structure for processing the event data. Further, the cited Turnquist et al. is completely silent about the plurality of pipelines arranged in parallel with one another as defined in the present invention. Furthermore, the cited Turnquist et al. is

Serial No. : 10/618,387  
Filed : July 12, 2003

completely silent about the particular structure of each pipeline where each pipeline is configured by a plurality of registers connected in series as defined in the present invention.

Since the essential features of the present invention are not shown or suggested by the cited Turnquist et al. reference, the present invention defined in Claims 1, 12 and 14 is not anticipated by the cited reference. Thus, the rejection under 35 U.S.C. 102(e) is no longer applicable to the present invention.

In view of the foregoing, the applicant believes that Claims 1-19 are in condition for allowance, and accordingly, the applicant respectfully requests that the present application be allowed and passed to issue.

Respectfully submitted,

MURAMATSU & ASSOCIATES

Dated: 6/3/05



By:   
Yasuo Muramatsu  
Registration No. 38,684  
Attorney of Record  
114 Pacifica, Suite 310  
Irvine, CA 92618  
(949) 753-1127



Fig. 1 (Prior Art)



Prior Art




Fig. 14









Fig. 17



# Fig. 18



Type[2:0] Vernier[6:0]	Type[2:0] Vernier[6:0]	Type[2:0] Vernier[6:0]	Type[2:0] Vernier[6:0]
---------------------------	---------------------------	---------------------------	---------------------------



**Fig. 25**

